The charge carrier balance strategy by interface engineering was employed to optimize carrier transport in the planar heterojunction perovskite solar cells, leading to high power conversion efficiency of 18.72% and stabilized output efficiency of 17.70%.
Perovskite solar cells (PSCs) have attracted tremendous attention in recent years due to the high device performance and the unique optoelectronic properties of perovskite materials [1] [2] [3] [4] . Charge carrier balance is critical for high performance perovskite solar cells [5, 6] . To improve the balance, one ongoing focus is to manipulate the charge carrier transport process by employing appropriate interface engineering [7] [8] [9] . Here, we report the solvent treated PEDOT:PSS and additive modified PCBM as the hole selective contact (HSC) and electron selective contact (ESC), respectively, resulting in accelerated and balanced charge carrier transport within the device. As a consequence, charge carrier accumulation and recombination at the perovskite/selective contact interfaces were suppressed, leading to a power conversion efficiency (PCE) of 18.72% for a champion cell with a stabilized power output of 17.70% at the maximum power point. The optimized devices also exhibited negligible current density-voltage (J-V) hysteresis and improved reproducibility. First, we studied the film morphology of the carrier selective contacts by the atomic force microscopy (AFM), as shown in Figure 1 . The root mean square (RMS) roughness derived from AFM decreased for both HSC and ESC after modifications. The smoother surface could facilitate the interfacial contact between the carrier selective layers and perovskite film, resulting in enhanced charge carrier collection efficiency [10] .
To understand the charge carrier transport dynamics at interfaces before and after modifications, we conducted the steady-state and time-resolved photoluminescence (PL) spectroscopy, as shown in Figure 2 . Blue-shifted PL peaks (from 780 nm to 776 nm for the PEDOT:PSS interface and from 774 nm to 769 nm for the PCBM interface) were observed. This was attributed to a decrease in the surface trap states on both interfaces [11] , because the film morphology of HSC and ESC was improved by modifications as illustrated in Figure 1 . Moreover, the PL intensity of modified samples both showed stronger quenching effect compared with that of pristine ones. The interfacial charge carrier transport process was further investigated by the time-resolved PL (TRPL) decay measurements. Reduced charge carrier lifetimes were observed, suggesting faster charge carrier transfer property [12] at the interfaces. PL results showed that the charge carrier transport was accelerated and balanced after interface engineering. To understand its influence on the device performance, we fabricated the perovskite solar cells based on the charge carrier balance strategy (with the structure of ITO/PEDOT:PSS/perovskite/PCBM/BCP/Ag). A champion PCE of 18.72% was achieved after optimization, with a J sc of 22.38 mA·cm -2 , V oc of 1.02 V and FF of 0.82. The J-V curve of the champion device is shown in Figure 3a . By contrast, the reference device (pristine PEDOT:PSS and PCBM) had a highest PCE of 15.03%, with a J sc of 19.41 mA·cm -2 , V oc of 0.98 V and FF of 0.79. In order to check the reliability of the high PCE, the steady-state photocurrents and output efficiencies were measured at the voltage near the maximum power point of the optimal device, as shown in Figure 3b Figure 3c compares the hysteresis in the J-V profile of reference and balanced device. The devices were measured with both the reverse scan (from forward bias to short circuit) and the forward scan (from short circuit to forward bias). Negligible J-V hysteresis was observed in both devices. This may be attributed to the passivation effect of the bromide additive on the perovskite trap states [11, 13] . We also examined the PCE statistics for the cells (45 devices for each group), as shown in Figure 3d . It was noted that the balanced devices showed improved reproducibility compared with the reference ones. In summary, we employed the solvent treated PEDOT:PSS and additive modified PCBM as the HSC and ESC respectively, to establish charge carrier balance in the inverted planar heterojunction PSCs. The AFM images revealed smoother surface of modified PEDOT:PSS and PCBM films, which could facilitate the interfacial contact between the perovskite and carrier selective layers. The interface engineering of HSC and ESC resulted in accelerated and balanced charge carrier transport in the device. Thus, suppressed charge carrier accumulation and recombination were observed. This charge carrier balance strategy helped us to deliver a champion PCE of 18.72% with a stabilized output efficiency of 17.70% at the maximum power point. We believed that this study provided a simple and effective protocol to improve the performance of PSCs based on interface carrier transport modulation.
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